

Complete 12-Bit 10 MSPS Monolithic A/D Converter

AD872A

FEATURES

Monolithic 12-Bit 10 MSPS A/D Converter Low Noise: 0.26 LSB RMS Referred-to-Input

No Missing Codes Guaranteed

Differential Nonlinearity Error: 0.5 LSB Signal-to-Noise and Distortion Ratio: 68 dB

Spurious-Free Dynamic Range: 75 dB Power Dissipation: 1.03 W

Complete: On-Chip Track-and-Hold Amplifier and

Voltage Reference


Twos Complement Binary Output Data

Out-of-Range Indicator

28-Lead Ceramic DIP or 44-Terminal Leadless Chip

Carrier Package

FUNCTIONAL BLOCK DIAGRAM



*ONLY AVAILABLE ON 44-TERMINAL SURFACE MOUNT PACKAGE

PRODUCT DESCRIPTION

The AD 872A is a monolithic 12-bit, 10 M SPS analog-to-digital converter with an on-chip, high performance track-and-hold amplifier and voltage reference. The AD 872A uses a multistage differential pipelined architecture with error correction logic to provide 12-bit accuracy at 10 M SPS data rates and guarantees no missing codes over the full operating temperature range. The AD 872A is a redesigned version of the AD 872 which has been optimized for lower noise. The AD 872A is pin compatible with the AD 872, allowing the parts to be used interchangeably as system requirements change.

The low noise input track-and-hold (T/H) of the AD 872A is ideally suited for high-end imaging applications. In addition, the T/H's high input impedance and fast settling characteristics allow the AD 872A to easily interface with multiplexed systems that switch multiple signals through a single A/D converter. The dynamic performance of the T/H also renders the AD 872A suitable for sampling single channel inputs at frequencies up to and beyond the Nyquist rate. The AD 872A provides both reference output and reference input pins, allowing the onboard reference to serve as a system reference. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application. A single clock input is used to control all internal conversion cycles. The digital output data is presented in twos complement binary output format. An out-ofrange signal indicates an overflow condition, and can be used with the most significant bit to determine low or high overflow.

The AD 872A is fabricated on Analog D evices' ABCM OS-I process that utilizes high speed bipolar and CM OS transistors on a single chip.

The AD872A is packaged in a 28-lead ceramic DIP and a 44-terminal leadless ceramic surface mount package (LCC). Operation is specified from 0° C to $+70^{\circ}$ C and -55° C to $+125^{\circ}$ C.

PRODUCT HIGHLIGHTS

The AD872A offers a complete single-chip sampling, 12-bit 10 MSPS analog-to-digital conversion function in a 28-lead DIP or 44-terminal LCC.

L ow N oise— T he A D 872A features 0.26 L SB rms referred to-input noise.

Low Power—The AD 872A at 1.03 W consumes a fraction of the power of presently available hybrids.

O n-C hip T rack-and-H old (T/H)—T he low noise, high impedance T/H input eliminates the need for external buffers and can be configured for single-ended or differential inputs.

E ase of Use—The AD 872A is complete with T/H and voltage reference and is pin-compatible with the AD 872.

Out of Range (OTR)—The OTR output bit indicates when the input signal is beyond the AD 872A's input range.

AD872A-SPECIFICATIONS

DC SPECIFICATIONS (T_{MIN} to T_{MAX} , $AV_{DD} = +5$ V, $DV_{DD} = +5$ V, $AV_{SS} = -5$ V, $f_{SAMPLE} = 10$ MHz unless otherwise noted)

Parameter	J Grade ¹	S Grade ¹	Units
RESOLUTION	12	12	Bits min
MAX CONVERSION RATE	10	10	M H z min
INPUT REFERRED NOISE	0.26	0.26	LSB rms typ
ACCURACY Integral Nonlinearity (INL) Differential Nonlinearity (DNL) No Missing Codes Zero Error (@ +25°C) ² Gain Error (@ +25°C) ²	±1.75 ±0.5 12 ±0.75 ±1.25	±1.75 ±0.5 12 ±0.75 ±1.25	LSB typ LSB typ Bits Guaranteed % FSR max % FSR max
TEM PERATURE DRIFT Zero Error Gain Error ^{3, 4} Gain Error ^{3, 5}	±0.15 ±0.80 ±0.25	±0.3 ±1.75 ±0.50	% FSR max % FSR max % FSR max
POWER SUPPLY REJECTION 6 AV _{DD} , DV _{DD} (+5 V \pm 0.25 V) AV _{SS} (-5 V \pm 0.25 V)	±0.125 ±0.125	±0.125 ±0.125	% FSR max % FSR max
AN ALOG IN PUT Input Range Input Resistance Input Capacitance	±1.0 50 10	±1.0 50 10	V max kΩ typ pF typ
INTERNAL VOLTAGE REFERENCE Output Voltage Output Voltage Tolerance Output Current (Available for External Loads) (External Load Should Not Change During Conversion)	2.5 ±20 2.0	2.5 ±40 2.0	V typ mV max mA typ
REFERENCE INPUT RESISTANCE	5	5	kΩ
POWER SUPPLIES Supply Voltages AV _{DD} AV _{SS} DV _{DD} DRV _{DD} Supply Current IAV _{DD} IAV _{SS} IDV _{DD} IDRV _{DD}	+5 -5 +5 +5 147 20 2	+5 -5 +5 +5 92 150 21 2	V (±5% AV _{DD} O perating) V (±5% AV _{SS} O perating) V (±5% D V _{DD} O perating) V (±5% D RV _{DD} O perating) mA max (85 mA typ) mA max (115 mA typ) mA max (7 mA typ) mA
POWER CONSUMPTION	1.03 1.25	1.03 1.3	W typ W max

-2-REV. A

¹T emperature ranges are as follows: J Grade: 0°C to +70°C, S Grade: −55°C to +125°C.

²Adjustable to zero with external potentiometers (see Zero and Gain Error Calibration section).

³+25°C to T_{MIN} and +25°C to T_{MAX}. ⁴Includes internal voltage reference drift.

⁵Excludes internal voltage reference drift.

⁶Change in Gain Error as a function of the dc supply voltage (V_{NOMINAL} to V_{MIN}, V_{NOMINAL} to V_{MAX}).

⁷LCC package only.

Specifications subject to change without notice.

AC SPECIFICATIONS $(T_{MIN} \text{ to } T_{MAX}, AV_{DD} = +5 \text{ V}, DV_{DD} = +5 \text{ V}, AV_{SS} = -5 \text{ V}, f_{SAMPLE} = 10 \text{ MHz unless otherwise noted})^{1}$

Parameter	J Grade	S Grade	Units
SIGNAL-TO-NOISE & DISTORTION RATIO (S/N+D)			
$f_{INPUT} = I M H z$	68	68	dB typ
	61	61	dB min
$f_{INPUT} = 4.99 M H z$	66	66	dB typ
SIGNAL-TO-NOISE RATIO (SNR)			
$f_{INPUT} = 1 M H z$	69	69	dB typ
$f_{INPUT} = 4.99 M H z$	67	67	dB typ
TOTAL HARMONIC DISTORTION (THD)			
$f_{INPUT} = 1 M H z$	-74	-74	dB typ
	-63	-62	dB max
$f_{INPUT} = 4.99 MHz$	-72	-72	dB typ
SPURIOUS-FREE DYNAMIC RANGE (SFDR)			
$f_{INPUT} = I M H z$	75	75	dB typ
$f_{INPUT} = 4.99 M H z$	74	74	dB typ
INTERMODULATION DISTORTION (IMD) ²			
Second Order Products	-80	-80	dB typ
Third Order Products	-73	-73	dB typ
FULL POWER BANDWIDTH	35	35	M H z typ
SMALL SIGNAL BANDWIDTH	35	35	M H z typ
APERTURE DELAY	6	6	ns typ
APERTURE JITTER	16	16	ps rms typ
ACQUISITION TO FULL-SCALE STEP	40	40	ns typ
OVERVOLTAGE RECOVERY TIME	40	40	ns typ
	•	1	

Specifications subject to change without notice.

DIGITAL SPECIFICATIONS $(T_{MIN} \text{ to } T_{MAX}, \text{ AV}_{DD} = +5 \text{ V}, \text{ DV}_{DD} = +5 \text{ V}, \text{ AV}_{SS} = -5 \text{ V}, f_{SAMPLE} = 10 \text{ MHz unless otherwise noted})$

Parameter	Symbol	J, S Grades	Units
LOGIC INPUTS High Level Input Voltage Low Level Input Voltage High Level Input Current (V _{IN} = DV _{DD}) Low Level Input Current (V _{IN} = 0 V) Input Capacitance	V _{IH}	+2.0	V min
	V _{IL}	+0.8	V max
	I _{IH}	115	μA max
	I _{IL}	115	μA max
	C _{IN}	5	pF typ
LOGIC OUTPUT High L evel Output Voltage ($I_{OH} = 0.5 \text{ mA}$) Low L evel Output Voltage ($I_{OL} = 1.6 \text{ mA}$) Output Capacitance L eakage (T hree State, LCC Only)	V _{OH}	+2.4	V min
	V _{OL}	+0.4	V max
	С _{ОИТ}	5	pF typ
	IZ	±10	µA max

Specifications subject to change without notice.

-3-REV. A

 $^{^{1}}f_{\text{INPUT}}$ amplitude = -0.5 dB full scale unless otherwise indicated. All measurements referred to a 0 dB (1.0 V pk) input signal unless otherwise indicated. $^{2}f_{\text{INPUT}}$ and $^{2}f_{\text{INPUT}}$ amplitude = -0.5 dB full scale unless otherwise indicated. All measurements referred to a 0 dB (1.0 V pk) input signal unless otherwise indicated.

SWITCHING SPECIFICATIONS $(T_{MIN}$ to T_{MAX} with $AV_{DD} = +5$ V, $DV_{DD} = +5$ V, $DRV_{DD} = +5$ V, $AV_{SS} = -5$ V; $V_{IL} = 0.8$ V, $V_{IN} = 2.0$ V, $V_{OL} = 0.4$ V and $V_{OH} = 2.4$ V)

Parameter	Symbol	J, S Grades	Units
Clock Period ¹	t _C	100	ns min
CLOCK Pulsewidth High	t _{CH}	45	ns min
CLOCK Pulsewidth Low	t _{CL}	45	ns min
Clock Duty Cycle ²		40	% min (50% typ)
		60	% max
Output Delay	top	10	ns min (20 ns typ)
Pipeline D elay (Latency)		3	C lock C ycles
Data Access Time (LCC Package Only) ²	t _{D D}	50	ns typ (100 pF L oad)
Output Float Delay (LCC Package Only) ²	t _{HL}	50	ns typ (10 pF Load)

NOTES

Specifications subject to change without notice.




Figure 1. Timing Diagram

ABSOLUTE MAXIMUM RATINGS¹

Parameter	With Respect to	Min	Max	Units
AV _{DD}	AGND	-0.5	+6.5	Volts
AV_{SS}	AGND	-6.5	+0.5	Volts
DV_{DD} , DRV_{DD}^2	DGND, DRGND ²	-0.5	+6.5	Volts
DRV _{DD} ²	DV _{DD}	-6.5	+6.5	Volts
DRGND	DGND	-0.3	+0.3	Volts
AGND	DGND	-1.0	+1.0	Volts
AV_{DD}	DV_{DD}	-6.5	+6.5	Volts
Clock Input, OEN ²	DGND	-0.5	$DV_{DD} + 0.5$	Volts
Digital Outputs	DGND	-0.5	$DV_{DD} + 0.3$	Volts
V _{INA} , V _{INB} , REF IN	AGND	-6.5	+6.5	Volts
REFIN	AGND	AV _{SS}	AVDD	Volts
Junction T emperature			+150	°C
Storage T emperature		-65	+150	°C
L ead T emperature (10 sec)			+300	°C

REV. A -4-

¹C onversion rate is operational down to 10 kHz without degradation in specified performance.

²See section on Three-State Outputs for timing diagrams and applications information.


¹Stresses above those listed under Absolute M aximum R atings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. ²LCC package only.


PIN DESCRIPTION

Symbol	DIP Pin No.	LCC Pin No.	Туре	Name and Function
V _{INA}	1	1	ΑI	(+) Analog Input Signal on the differential input amplifier.
V _{INB}	2	2	ΑI	(-) Analog Input Signal on the differential input amplifier.
AV_SS	3, 25	5, 40	P	-5 V Analog Supply.
AV_{DD}	4	6, 38	P	+5 V Analog Supply.
AGND	5, 24	9, 36	P	Analog Ground.
DGND	6, 23	10	P	Digital Ground.
DV_DD	7, 22	33	P	+5 V Digital Supply.
BIT 12 (LSB)	8	16	DO	L east Significant Bit.
BIT 2-BIT 11	18-9	26-17	DO	Data Bits 2 through 11.
MSB	19	29	DO	Inverted M ost Significant Bit. Provides twos complement output data format.
OTR	20	30	DO	Out of Range is Active HIGH on the leading edge of Code 0 or the trailing edge of Code 4096. See Output Data Format Table III.
CLK	21	31	DI	Clock Input. The AD 872A will initiate a conversion on the rising edge of the clock input. See the Timing Diagram for details.
REF OUT	26	41	AO	+2.5 V Reference Output. Tie to REF IN for normal operation.
REF GND	27	42	ΑI	Reference Ground.
REF IN	28	43	ΑI	Reference Input. $+2.5 \text{ V}$ input gives $\pm 1 \text{ V}$ full-scale range.
DRV_{DD}	N/A	12, 32	P	+5 V Digital Supply for the output drivers.
NC	N /A	3, 4, 7, 8, 14, 15, 28, 35, 37, 39, 44		No Connect.
DRGND	N /A	11, 34	P	Digital Ground for the output drivers. (See section on Power Supply Decoupling for details on DRV _{DD} and DRGND.)
OEN	N/A	13	DI	Output Enable. See the Three State Output Timing Diagram for details.
BIT 1	N/A	27	DO	M ost Significant Bit.

TYPE: AI = Analog Input; AO = Analog Output; DI = Digital Input; DO = Digital Output; P = Power; N/A = Not Available on 28-lead DIP. Only available on 44-terminal surface mount package.

PIN CONFIGURATIONS 28-Lead Ceramic DIP





REV. A -5-

DEFINITIONS OF SPECIFICATIONS

LINEARITY ERROR (INL)

Linearity error refers to the deviation of each individual code from a line drawn from "negative full scale" through "positive full scale." The point used as "negative full scale" occurs 1/2 LSB before the first code transition. "Positive full scale" is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each particular code to the true straight line.

DIFFERENTIAL LINEARITY ERROR (DNL, NO MISSING CODES)

An ideal ADC exhibits code transitions that are exactly 1 LSB apart. DNL is the deviation from this ideal value. Guaranteed no missing codes to 12-bit resolution indicates that all 4096 codes must be present over all operating ranges.

ZERO ERROR

The major carry transition should occur for an analog value 1/2 LSB below analog common. Zero error is defined as the deviation of the actual transition from that point. The zero error and temperature drift specify the initial deviation and maximum change in the zero error over temperature.

GAIN ERROR

The first code transition should occur for an analog value 1/2 LSB above nominal negative full scale. The last transition should occur for an analog value 1 1/2 LSB below the nominal positive full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.

TEMPERATURE DRIFT

The temperature drift for zero error and gain error specifies the maximum change from the initial (+25°C) value to the value at T_{MIN} or T_{MAX} .

POWER SUPPLY REJECTION

The specifications show the maximum change in the converter's full scale as the supplies are varied from nominal to min/max values.

APERTURE JITTER

A perture jitter is the variation in aperture delay for successive samples and is manifested as noise on the input to the A/D.

APERTURE DELAY

Aperture delay is a measure of the T rack-and-H old Amplifier (THA) performance and is measured from the rising edge of the clock input to when the input signal is held for conversion.

OVERVOLTAGE RECOVERY TIME

O vervoltage recovery time is defined as that amount of time required for the ADC to achieve a specified accuracy after an overvoltage (50% greater than full-scale range), measured from the time the overvoltage signal reenters the converter's range.

DYNAMIC SPECIFICATIONS

SIGNAL-TO-NOISE AND DISTORTION (S/N+D) RATIO

S/N +D is the ratio of the rms value of the measured input signal to the rms sum of all other spectral components below the N yquist frequency, including harmonics but excluding dc. The value for S/N +D is expressed in decibels.

TOTAL HARMONIC DISTORTION (THD)

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the measured input signal and is expressed as a percentage or in decibels.

INTERMODULATION DISTORTION (IMD)

With inputs consisting of sine waves at two frequencies, fa and fb, any device with nonlinearities will create distortion products, of order (m + n), at sum and difference frequencies of mfa \pm nfb, where m, n = 0, 1, 2, 3 Intermodulation terms are those for which m or n is not equal to zero. For example, the second order terms are (fa + fb) and (fa - fb), and the third order terms are (2 fa + fb), (2 fa - fb), (fa + 2 fb) and (2 fb - fa). The IMD products are expressed as the decibel ratio of the rms sum of the measured input signals to the rms sum of the distortion terms. The two signals are of equal amplitude and the peak value of their sums is -0.5 dB from full scale. The IMD products are normalized to a 0 dB input signal.

FULL-POWER BANDWIDTH

The full-power bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3 dB for a full-scale input.

SPURIOUS FREE DYNAMIC RANGE

The difference, in dB, between the rms amplitude of the input signal and the peak spurious signal.

ORDERING GUIDE

Model	Temperature Range	Package Option ¹
AD 872AJD	0°C to +70°C	D-28
AD 872AJE	0°C to +70°C	E-44A
AD 872ASD ²	-55°C to +125°C	D-28
AD 872ASE ²	-55°C to +125°C	E-44A

NOTES

 $^{1}D = Ceramic DIP, E = Leadless Ceramic Chip Carrier.$

²MIL-STD-883 version will be available; contact factory.

Dynamic Characteristics- Sample Rate: 10 MSPS- AD872A




Figure 2. AD872A S/(N+D) Input Frequency

Figure 3. AD872A Distortion vs. Input Frequency, Full-Scale Input




Figure 4. AD872A Typical FFT, $f_{IN} = 1$ MHz, f_{IN} Amplitude = -0.5 dB




Figure 5. AD872A Typical FFT, $f_{\rm IN}=1$ MHz, $f_{\rm IN}$ Amplitude =-6 dB

REV. A -7-

AD872A- Dynamic Characteristics- Sample Rate: 10 MSPS




Figure 6. AD872A Typical FFT, $f_{IN} = 750 \text{ kHz}$




Figure 7. AD872A Typical FFT, $f_{IN} = 5 \text{ MHz}$




Figure 8. AD872A Output Code Histogram for DC Input




Figure 9. AD872A Code Probability at a Transition

-8- REV. A

THEORY OF OPERATION

The AD 872A is implemented using a 4-stage pipelined multiple flash architecture. A differential input track-and-hold amplifier (THA) acquires the input and converts the input voltage into a differential current. A 4-bit approximation of the input is made by the first flash converter, and an accurate analog representation of this 4-bit guess is generated by a digital-to-analog converter. This approximation is subtracted from the THA output to produce a remainder, or residue. This residue is then sampled and held by the second THA, and a 4-bit approximation is generated and subtracted by the second stage. Once the second THA goes into hold, the first stage goes back into track to acquire a new input signal. The third stage provides a 3-bit approximation/subtraction operation, and produces the final residue, which is passed to a final 4-bit flash converter. The 15 output bits from the 4 flash converters are accumulated in the correction logic block, which adds the bits together using the appropriate correction algorithm, to produce the 12-bit output word. The digital output, together with overrange indicator, is latched into an output buffer to drive the output pins.

The additional THA inserted in each stage of the AD872A architecture allows pipelining of the conversion. In essence, the converter is converting multiple inputs simultaneously, processing them through the converter chain serially. This means that while the converter is capable of capturing a new input sample every clock cycle, it actually takes three clock cycles for the conversion to be fully processed and appear at the output. This "pipeline delay" is often referred to as latency, and is not a concern in most applications, however there are some cases where it may be a consideration. For example, some applications call for the A/D converter to be placed in a high speed feedback loop, where its input is servoed to provide a desired result at the digital output (e.g., offset calibration or zero restoration in video applications). In these cases the three clock cycle delay through the pipeline must be accounted for in the loop stability calculations. Also, because the converter is working on three conversions simultaneously, major disruptions to the part (such as a large glitch on the supplies or reference) may corrupt three data samples. Finally, there will be a minimum clock rate below which the THA droop corrupts the signal in the pipeline. In the case of the AD 872A, this minimum clock rate is 10 kHz.

The high impedance differential inputs of the AD 872A allow a variety of input configurations (see APPLYING THE AD 872A), The AD 872A converts the voltage difference between the V_{INA} and V_{INB} pins. For single-ended applications, one input pin $(V_{\mathsf{INA}}$ or $V_{\mathsf{INB}})$ may be grounded, but even in this case the differential input can provide a performance boost: for example, for an input coming from a coaxial cable, V_{INB} can be tied to the shield ground, allowing the AD 872A to reject shield noise as common mode. The high input impedance of the device minimizes external driving requirements and allows the user to externally select the appropriate termination impedance for the application.

The AD 872A clock circuitry uses both edges of the clock in its internal timing circuitry (see spec page for exact timing requirements). The AD 872A samples the analog input on the rising edge of the clock input. During the clock low time (between the falling edge and rising edge of the clock) the input THA is in track mode; during the clock high time it is in hold. System disturbances just prior to the rising edge of the clock may cause the part to acquire the wrong value, and should be minimized.

While the part uses both clock edges for its timing, jitter is only a significant issue for the rising edge of the clock (see CLOCK INPUT section).

APPLYING THE AD872A ANALOG INPUTS

The AD872A features a high impedance differential input that can readily operate on either single-ended or differential input signals. Table I summarizes the nominal input voltage span for both single-ended and differential modes, assuming a 2.5 V reference input.

Table I. Input Voltage Span

	VINA	V _{INB}	V _{INA} -V _{INB}
Single-Ended	+1 V	GND	+1 V (Positive Full Scale)
	-1 V	GND	-1 V (N egative Full Scale)
D ifferential	+0.5 V	-0.5 V	+1 V (Positive Full Scale)
	-0.5 V	+0.5 V	-1 V (N egative Full Scale)

Figure 10 shows an approximate model for the analog input circuit. As this model indicates, when the input exceeds 1.6 V (with respect to AGND), the input device may saturate, causing the input impedance to drop substantially and significantly reducing the performance of the part. Input compliance in the negative direction is somewhat larger, showing virtually no degradation in performance for inputs as low as $-1.9\ V$.




Figure 10. AD872A Equivalent Analog Input Circuit Figure 11 illustrates the effect of varying the common-mode voltage of a -0.5 dB input signal on total harmonic distortion.




Figure 11. AD872A Total Harmonic Distortion vs. CM Input Voltage, $f_{\rm IN}=1$ MHz, FS = 10 MSPS

Figure 12 shows the common-mode rejection performance vs. frequency for a 1 V p-p common-mode input. This excellent common-mode rejection over a wide bandwidth affords the user the opportunity to eliminate many potential sources of input noise as common mode by using the differential input structure of the AD 872A.




Figure 12. Common-Mode Rejection vs. Input Frequency, 1 V p-p Input

Figures 13 and 14 illustrate typical input connections for single-ended inputs.




Figure 13. AD872A Single-Ended Input Connection




Figure 14. AD872A Single-Ended Input Connection Using a Shielded Cable

The cable shield is used as a ground connection for the $V_{\rm INB}$ input, providing the best possible rejection of the cable noise from the input signal. Note also that the high input impedance of the AD 872A allows the user to select the termination impedance, be it 50 ohms, or some other value. Furthermore, unlike many flash converters, most AD 872A applications will not require an external buffer amplifier. If such an amplifier is required, we suggest either the AD 811 or AD 9617.

Figure 15 illustrates how external amplifiers may be used to convert a single-ended input into a differential signal. The resistor values of 536 Ω and 562 Ω were selected to provide optimum phase matching between U1 and U2.




Figure 15. Single-Ended to Differential Connections; U1, U2 = AD811 or AD9617

The use of the differential input signal can help to minimize even-order distortion from the input THA where performance beyond -70 dB is desired.

Figure 16 shows the AD 872A large signal (-0.5 dB) and small signal (-20 dB) frequency response.




Figure 16. Full Power (-0.5 dB) and Small Signal Response (-20 dB) vs. Input Frequency

The AD872A's wide input bandwidth facilitates rapid acquisition of transient input signals: the input THA can typically settle to 12-bit accuracy from a full-scale input step in less than 40 ns. Figure 17 illustrates the typical acquisition of a full-scale input step.




Figure 17. Typical AD872A Settling Time

-10- REV. A

The wide input bandwidth and superior dynamic performance of the input THA make the AD 872A suitable for undersampling applications where the input frequency exceeds half the sample frequency. The input THA is designed to recover rapidly from input overdrive conditions, returning from a 50% overdrive in less than 40 ns.

Because of the T H A's exceptionally wide input bandwidth, some users may find the AD 872A is sensitive to noise at frequencies from 10 M H z to 50 M H z that other converters are incapable of responding to. T his sensitivity can be mitigated by careful use of the differential inputs (see previous paragraphs). Additionally, Figure 18 shows how a small capacitor (10 pF-20 pF for 50 Ω terminated inputs) may be placed between $V_{\rm INA}$ and $V_{\rm INB}$ to help reduce high frequency noise in applications where limiting the input bandwidth is acceptable.




Figure 18. Optional High Frequency Noise Reduction

The AD 872A will contribute its own wideband thermal noise. As a result of the integrated wideband noise (0.26 LSB rms, referred-to-input), applying a dc analog input may produce more than one code at the output. A histogram of the ADC output codes, for a dc input voltage, will be between one and three codes wide, depending on how well the input is centered on a given code and how many samples are taken. Figure 8 shows a typical AD 872A code histogram, and Figure 9 illustrates the AD 872A's transition noise.

REFERENCE INPUT

The nominal reference input should be 2.5 V, taken with respect to REFERENCE GROUND (REF GND). Figure 19 illustrates the equivalent model for the reference input: there is no clock or signal-dependent activity associated with the reference input circuitry, therefore, no "kickback" into the reference.




Figure 19. Equivalent Reference Input Circuit

However, in order to realize the lowest noise performance of the AD 872A, care should be taken to minimize noise at the reference input.

The AD 872A's reference input impedance is equal to 5 k Ω ($\pm 20\%$), and its effective noise bandwidth is 10 M Hz, with a referred-to-input noise gain of 0.8. For example, the internal reference, with an rms noise of 28 μ V (using an external 1 μ F capacitor), contributes 24 μ V (0.05 LSB) of noise to the transfer function of the AD 872A.

The full-scale peak-to-peak input voltage is a function of the reference voltage, according to the equation:

$$(V_{INA} = V_{INB})$$
 Full Scale = $0.8 \times (V_{REF} - REF GND)$

N ote that the AD 872A's performance was optimized for a 2.5 V reference input: performance may degrade somewhat for other reference voltages. Figure 20 illustrates the S/(N+D) performance vs. reference voltage for a 1 M Hz, -0.5 dB input signal. N ote also that if the reference is changed during a conversion, all three conversions in the pipeline will be invalidated.




Figure 20. S/(N+D) vs. Reference Input Voltage, $f_{\rm IN} = 1$ MHz, FS = 10 MHz

T able II summarizes various 2.5 V references suitable for use with the AD 872A, including the onboard bandgap reference (see REFERENCE OUTPUT section).

Table II. Suitable 2.5 V References

	Drift (ppm/°C)	Initial Accuracy %
REF43B	6 (max)	0.2
A D 680J N	10 (max)	0.4
Internal	30 (typ)	0.4

If an external reference is connected to REF IN , REF OUT must be connected to +5 V. This should lower the current in REF GND to less than 350 μ A and eliminate the need for a 1 μ F capacitor, although decoupling the reference for noise reduction purposes is recommended.

Alternatively, Figure 21 shows how the AD 872A may be driven from other references by use of an external resistor. The external resistor forms a resistor divider with the on-chip 5 k Ω resistor to realize 2.5 V at the reference input pin (REF IN). A trim potentiometer is needed to accommodate the tolerance of the AD 872A's 5 k Ω resistor.

REV. A -11-




Figure 21. Optional +5 V Reference Input Circuit

REFERENCE GROUND

The REF GND pin provides the reference point for both the reference input, and the reference output. When the internal reference is operating, it will draw approximately 500 μA of current through the reference ground, so a low impedance path to the external common is desirable. The AD 872A can tolerate a fairly large difference between REF GND and AGND, up to ± 1 V, without any performance degradation.

REFERENCE OUTPUT

The AD872A features an onboard, curvature compensated bandgap reference that has been laser trimmed for both absolute value and temperature drift. The output stage of the reference was designed to allow the use of an external capacitor to limit the wideband noise. As Figure 22 illustrates, a 1 μ F capacitor on the reference output is required for stability of the reference output buffer. Note: If used, an external reference may become unstable with this capacitor in place.




Figure 22. Typical Reference Decoupling Connection

With this capacitor in place, the noise on the reference output is approximately 28 μ V rms at room temperature. Figure 23 shows the typical temperature drift performance of the reference, while Figure 24 illustrates the variation in reference voltage with load currents.

The output stage is designed to provide at least 2 mA of output current, allowing a single reference to drive up to four AD 872As, or other external loads. The power supply rejection of the reference is better than -54 dB at dc.




Figure 23. Reference Output Voltage vs. Temperature




Figure 24. Reference Output Voltage vs. Output Load

DIGITAL OUTPUTS

In 28-lead packages, the AD 872A output data is presented in twos complement format. Table III indicates offset binary and twos complement output for various analog inputs.

Table III. Output Data Format

Analog Input	Digital Output		
V _{INA} -V _{INB}	Offset Binary	Twos Complement	OTR
≥0.999756 V 0.999268 V 0 V -1 V -1.000244 V	1111 1111 1111 1111 1111 1111 1000 0000 0000 0000 0000 0000 0000 0000 0000	0111 1111 1111 0111 1111 1111 0000 0000 0000 1000 0000 0000 1000 0000 0000	1 0 0 0 1

U sers requiring offset binary encoding may simply invert the \overline{MSB} pin. In the 44-terminal surface mount packages, both M SB and \overline{MSB} bits are provided.

The AD 872A features a digital out-of-range (OTR) bit that goes high when the input exceeds positive full scale or falls below negative full scale. As Table III indicates, the output bits will be set appropriately according to whether it is an out-of-range high

-12- REV. A

condition or an out-of-range low condition. Note that if the input is driven beyond +1.5 V, the digital outputs may not stay at +FS, but may actually fold back to midscale.

The AD 872A's CM OS digital output drivers are sized to provide sufficient output current to drive a wide variety of logic families. However, large drive currents tend to cause glitches on the supplies and may affect S/(N+D) performance. Applications requiring the AD 872A to drive large capacitive loads or large fanout may require additional decoupling capacitors on DRVDD and DVDD. In extreme cases, external buffers or latches could be used.

THREE-STATE OUTPUTS

The 44-terminal surface mount AD 872A offers three-state outputs. The digital outputs can be placed into a three-state mode by pulling the OUTPUT ENABLE (OEN) pin LOW. Note that this function is not intended to be used to pull the AD 872A on and off a bus at 10 M Hz. Rather, it is intended to allow the ADC to be pulled off the bus for evaluation or test modes. Also, to avoid corruption of the sampled analog signal during conversion (3 clock cycles), it is highly recommended that the AD 872A be placed on the bus prior to the first sampling.




Figure 25. Three-State Output Timing Diagram

For timing budgetary purposes, the typical access and float delay times for the AD 872A are 50 ns.

CLOCK INPUT

The AD 872A internal timing control uses the two edges of the clock input to generate a variety of internal timing signals. The optimal clock input should have a 50% duty cycle; however, sensitivity to duty cycle is significantly reduced for clock rates of less than 10 megasamples per second.




Figure 26. Divide-by-Two Clock Circuit

D ue to the nature of on-chip compensation circuitry, the duty cycle should be maintained between 40% and 60% even for clock rates less than 10 M SPS. One way to realize a 50% duty cycle clock is to divide down a clock of higher frequency, as shown in Figure 26.

In this case, a 20 M Hz clock is divided by 2 to produce the 10 M Hz clock input for the AD 872A. In this configuration, the duty cycle of the 20 M Hz clock is irrelevant.

The input circuitry for the CLKIN pin is designed to accommodate both TTL and CMOS inputs. The quality of the logic input, particularly the rising edge, is critical in realizing the best possible jitter performance for the part: the faster the rising edge, the better the jitter performance.

As a result, careful selection of the logic family for the clock driver, as well as the fanout and capacitive load on the clock line, is important. Jitter-induced errors become more pronounced at higher frequency, large amplitude inputs, where the input slew rate is greatest.

The AD 872A is designed to support a sampling rate of 10 M SPS; running at slightly faster clock rates may be possible, although at reduced performance levels. Conversely, some slight performance improvements might be realized by clocking the AD 872A at slower clock rates. Figure 27 presents the S/(N+D) vs. clock frequency for a 1 M Hz analog input.




Figure 27. Typical S/(N+D) vs. Clock Frequency, $f_{\rm IN} = 1$ MHz, Full-Scale Input

The power dissipated by the correction logic and output buffers is largely proportional to the clock frequency; running at reduced clock rates provides a slight reduction in power consumption. Figure 28 illustrates this tradeoff.




Figure 28. Typical Power Dissipation vs. Clock Frequency

ANALOG SUPPLIES AND GROUNDS

The AD 872A features separate analog and digital supply and ground pins, helping to minimize digital corruption of sensitive analog signals. In general, AV $_{\rm SS}$ and AV $_{\rm DD}$, the analog supplies, should be decoupled to AGND, the analog common, as close to the chip as physically possible. C are has been taken to minimize the signal dependence of the power supply currents; however, the analog supply currents will be proportional to the reference input. With REFIN at 2.5 V, the typical current into AV $_{\rm DD}$ is 85 mA, while the typical current out of AV $_{\rm SS}$ is 115 mA. Typically, 30 mA will flow into the AGND pin.

C areful design and the use of differential circuitry provide the AD 872A with excellent rejection of power supply noise over a wide range of frequencies, as illustrated in Figure 29.




Figure 29. Power Supply Rejection vs. Frequency, 100 mV p-p Signal on Power Supplies

Figure 30 shows the degradation in SNR resulting from 100 mV of power supply ripple at various frequencies. As Figure 30 shows, careful decoupling is required to realize the specified dynamic performance. Figure 34 demonstrates the recommended decoupling strategy for the supply pins. Note that in extremely noisy environments, a more elaborate supply filtering scheme may be necessary.




Figure 30. SNR vs. Supply Noise Frequency $(f_{IN} = 1 \text{ MHz})$

DIGITAL SUPPLIES AND GROUNDS

The digital activity on the AD 872A chip falls into two general categories: CM OS correction logic, and CM OS output drivers. The internal correction logic draws relatively small surges of current, mainly during the clock transitions; in the 44-terminal package, these currents flow through pins DGND and DV_{DD}. The output drivers draw large current impulses while the output bits are changing. The size and duration of these currents are a function of the load on the output bits: large capacitive loads are to be avoided. In the 44-terminal package, the output drivers are supplied through dedicated pins DRGND and DRV_{DD}. Pin count constraints in the 28-lead packages require that the digital and driver supplies share package pins (although they have separate bond wires and on-chip routing). The decoupling shown in Figure 34 is appropriate for a reasonable capacitive load on the digital outputs (typically 20 pF on each pin). Applications involving greater digital loads should consider increasing the digital decoupling proportionately, and/or using external buffers/ latches.

APPLICATIONS OPTIONAL ZERO AND GAIN TRIM

The AD 872A is factory trimmed to minimize zero error, gain error and linearity errors. In some applications the zero and gain errors of the AD 872A need to be externally adjusted to zero. If required, both zero error and gain error can be trimmed with external potentiometers as shown in Figure 31. Note that gain error adjustments must be made with an external reference.

Zero trim should be adjusted first. Connect V_{INA} to ground and adjust the 10 k Ω potentiometer such that a nominal digital output code of 0000 0000 0000 (twos complement output) exists. Note that the zero trim should be decoupled and that the accuracy of the ± 2.5 V reference signals will directly affect the offset.

Gain error may then be calibrated by adjusting the REF IN voltage. The REF IN voltage should be adjusted such that a +1 V input on $V_{\rm INA}$ results in the digital output code 01111 1111 1111 (twos complement output).




Figure 31. Zero and Gain Error Trims

DIGITAL OFFSET CORRECTION

The AD 872A provides differential inputs that may be used to correct any offset voltages on the analog input. For applications where the input signal contains a dc offset, it may be advantageous to apply a nulling voltage to the V_{INB} input. Applying a voltage equal to the dc offset will maximize the full-scale input range and therefore the dynamic range. Offsets ranging from -0.7 V to +0.5 V can be corrected.

-14- REV. A

Figure 32 shows how a dc offset can be applied using the AD 568 12-bit, high speed digital-to-analog converter (DAC). This circuit can be used for applications requiring offset adjustments on every clock cycle. The AD 568 connection scheme is used to provide a –0.512 V to +0.512 V output range. The offset voltage must be stable on the rising edge of the AD 872A clock input.




Figure 32. Offset Correction Using the AD568

UNDERSAMPLING USING THE AD872A AND AD9100

The AD 872A's on-chip THA optimizes transient response while maintaining low noise performance. For super-Nyquist (undersampling) applications it may be necessary to use an external THA with fast track-mode slew rate and hold mode settling time. An excellent choice for this application is the AD 9100, an ultrahigh speed track-and-hold amplifier.

In order to maximize the spurious free dynamic range of the circuit in Figure 33 it is advantageous to present a small signal to the input of the AD 9100 and then amplify the output to the AD 872A's full-scale input range. This can be accomplished with a low distortion, wide bandwidth amplifier such as the AD 9617. The circuit uses a gain of 3.5 to optimize S/(N+D).

F or small scale input signals (-20~dB, -40~dB), the AD 872A performs better without the track-and-hold because slew-limiting effects are no longer dominant. To gain the advantages of the added track-and-hold, it is important to give the AD 872A a full-scale input.

An alternative to the configuration presented above is to use the AD 9101 track-and-hold amplifier. The AD 9101 provides a built-in post amplifier with a gain of 4, providing excellent ac characteristics in conjunction with a high level of integration.

As illustrated in Figure 33, it is necessary to skew the AD 872A sample clock and the AD 9100 sample/hold control. Clock skew (t_s) is defined as the time starting at the AD 9100's transition into hold mode and ending at the moment the AD 872A samples. The AD 872A samples on the rising edge of the sample clock, and the AD 9100 samples on the falling edge of the sample/hold control. The choice of t_s is primarily determined by the settling time of the AD 9100. The droop rate of the AD 9100 must also be taken into consideration. U sing these values, the ideal t_s is 17 ns. When choosing clock sources, it is extremely important that the front end track-and-hold sample/hold control is given a very low jitter clock source. This is not as crucial for the AD 872A sample clock, because it is sampling a dc signal.




Figure 33. Undersampling Using the AD872A and AD9100

REV. A -15-




Figure 34. AD872A/AD871 Evaluation Board Schematic




Figure 35. Silkscreen Layer PCB Layout (Not Shown to Scale)

Table IV. Components List

Reference Designator	Description	Quantity
R1, R2 R3 R4-R17	R esistor, 1%, M etal Film, 49.9 Ω R esistor, 1%, M etal Film, 10 R esistor, 1%, M etal Film, 20	2 1 14
C1-C3 C4-C6 C7 C8-C19, C22 C20 C21	SM D Chip Capacitor, $0.01~\mu F$ Capacitor, Tantalum, $22~\mu F$ Capacitor, Tantalum, $10~\mu F$ SM D Chip Capacitor, $0.1~\mu F$ Capacitor, M ica, $10~p F$ Capacitor, Ceramic, $1~\mu F$	3 3 1 13 1
U1 U2 U3	A D 872A R E F 43B 74H C 04N	1 1 1
FB1-FB3	Ferrite Bead	3
J1, J2	BNC Jack	2
JP2, 3, 5, 7, 10 JP1-JP11	Jumpers H eaders	5 11
P1	40-Pin IDC Connector	1

REV. A -17-




Figure 36. Component Side PCB Layout (Not Shown to Scale)




Figure 37. Solder Side PCB Layout (Not Shown to Scale)

-18- REV. A




Figure 38. Ground Layer PCB Layout (Not Shown to Scale)





Figure 39. Power Layer PCB Layout (Not Shown to Scale)

REV. A -19-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

28-Lead Side Brazed DIP (D-28)



44-Terminal LCC (E-44A)

